

CLAIMS

What is claimed is:

- 1 1. A method for handling a number of exceptions within a processor in a multi-
2 processing system, the method comprising:
3 receiving an exception within the processor, wherein each processor in the
4 multi-processor system shares a same memory;
5 executing a number of instructions at an address within a common interrupt
6 handling vector address space of the same memory, wherein the number of
7 instructions cause the processor to determine an identification of the processor based
8 on a query that is internal to the processor; and
9 modifying execution flow of the exception to execute an interrupt handler
10 located within one of a number of different interrupt handling vector address spaces.
- 1 2. The method of claim 1, wherein each processor in the multi-processor system
2 executes one of a number of operating systems.
- 1 3. The method of claim 2, wherein each of the number of operating systems is
2 associated with one of the number of different interrupt handling vector address
3 spaces.
- 1 4. The method of claim 1, wherein the query that is internal to the processor
2 includes reading a bit within a register that internal to the processor.
- 1 5. The method of claim 4, wherein the register is not dedicated to determining
2 the identification of the processor.

1 6. The method of claim 1, further comprising determining the identification of
2 the processor during initialization of the processor, based communications with a
3 memory controller that is coupled between the processors in the multiple processor
4 system and the same memory.

1 7. The method of claim 1, wherein each of the number of exceptions received by
2 the different processors execute instructions at an address within the common
3 interrupt handling vector address space of the same memory.

1 8. A method comprising:
2 receiving an exception within a processor, wherein the processor is included in
3 a multi-processor system, wherein each processor in the multi-processor system
4 executes one of a number of operating systems, wherein each processor in the multi-
5 processor system shares a same memory and wherein the same memory includes a
6 common interrupt handling address space and a number of different interrupt handling
7 address spaces associated with each of the different processors in the multi-processor
8 system;

9 determining the type of exception received within the processor;
10 executing a number of instructions at an address within the common interrupt
11 handling address space of the same memory, wherein the number of instructions
12 cause the processor to read a bit within an internal register to determine an
13 identification of the processor in the multi-processor system; and

14 modifying execution flow of the exception to execute an interrupt handler
15 located within one of the number of different interrupt handling address spaces.

1 9. The method of claim 8, wherein the internal register is not dedicated to
2 determining the identification of the processor.

1 10. The method of claim 8, wherein each of the number of operating systems is
2 associated with one of the number of different interrupt handling address spaces.

1 11. The method of claim 8, further comprising determining the identification of
2 the processor during initialization of the processor, based communications with a
3 memory controller that is coupled between the processors in the multiple processor
4 system and the same memory.

1 12. A system comprising:
2 a memory that includes:
3 a common exception handling vector address space; and
4 a number of exception handling vector address spaces;
5 a memory controller coupled to the memory;
6 a first processor coupled to the memory controller, wherein the first processor
7 is to execute a first operating system; and
8 a second processor coupled to the memory controller, wherein the second
9 processor is to execute a second operating system, the second processor to execute a
10 number of instructions in the common exception handling vector address space upon
11 receipt of an exception, wherein the number of instructions cause the second
12 processor to determine an identification of the second processor based on a query that
13 is internal to the second processor, wherein the first processor and the second
14 processor share the memory.

1 13. The system of claim 12, the first operating system and the second operating
2 system are each associated with one of the number of different interrupt handling
3 vector address spaces.

1 14. The system of claim 12, wherein the second processor further comprises an
2 internal register and wherein the query that is internal to the second processor
3 includes reading a bit within the internal register.

1 15. The system of claim 14, wherein the internal register is not dedicated to
2 determining the identification of the second processor.

1 16. The system of claim 12, wherein the second processor is to determine the
2 identification of the second processor during initialization, based communications
3 with the memory controller.

1 17. A system comprising:
2 a memory that includes:
3 a common exception handling vector address space; and
4 a number of exception handling vector address spaces;
5 a memory controller coupled to the memory;
6 a first processor coupled to the memory controller, wherein the first processor
7 is to execute a first operating system; and
8 a second processor coupled to the memory controller, the second processor to
9 include an internal register, wherein the second processor is to execute a second
10 operating system, the second processor to execute a number of instructions in the
11 common exception handling vector address space upon receipt of an exception,
12 wherein the number of instructions cause the second processor to determine an
13 identification of the second processor based on a value stored in the internal register,
14 wherein the first processor and the second processor share the memory.

1 18. The system of claim 17, the first operating system and the second operating
2 system are each associated with one of the number of different interrupt handling
3 vector address spaces.

1 19. The system of claim 17, wherein the internal register is not dedicated to
2 determining the identification of the second processor.

1 20. The system of claim 17, wherein the second processor is to determine the
2 identification of the second processor during initialization, based communications
3 with the memory controller.

1 21. A machine-readable medium that provides instructions for handling a number
2 of exceptions within a processor in a multi-processing system, which when executed
3 by a machine, causes the machine to perform operations comprising:

4 receiving an exception within the processor, wherein each processor in the
5 multi-processor system shares a same memory;

6 executing a number of instructions at an address within a common interrupt
7 handling vector address space of the same memory, wherein the number of
8 instructions cause the processor to determine an identification of the processor based
9 on a query that is internal to the processor; and

10 modifying execution flow of the exception to execute an interrupt handler
11 located within one of a number of different interrupt handling vector address spaces.

1 22. The machine-readable medium of claim 21, wherein each processor in the
2 multi-processor system executes one of a number of operating systems.

1 23. The machine-readable medium of claim 22, wherein each of the number of
2 operating systems is associated with one of the number of different interrupt handling
3 vector address spaces.

1 24. The machine-readable medium of claim 21, wherein the query that is internal
2 to the processor includes reading a bit within a register that internal to the processor.

1 25. The machine-readable medium of claim 24, wherein the register is not
2 dedicated to determining the identification of the processor.

1 26. The machine-readable medium of claim 21, further comprising determining
2 the identification of the processor during initialization of the processor, based
3 communications with a memory controller that is coupled between the processors in
4 the multiple processor system and the same memory.

1 27. The machine-readable medium of claim 21, wherein each of the number of
2 exceptions received by the different processors execute instructions at an address
3 within the common interrupt handling vector address space of the same memory.

1 28. A machine-readable medium that provides instructions, which when executed
2 by a machine, causes the machine to perform operations comprising:
3 receiving an exception within a processor, wherein the processor is included in
4 a multi-processor system, wherein each processor in the multi-processor system
5 executes one of a number of operating systems, wherein each processor in the multi-
6 processor system shares a same memory and wherein the same memory includes a
7 common interrupt handling address space and a number of different interrupt handling
8 address spaces associated with each of the different processors in the multi-processor
9 system;

10 determining the type of exception received within the processor;
11 executing a number of instructions at an address within the common interrupt
12 handling address space of the same memory, wherein the number of instructions
13 cause the processor to read a bit within an internal register to determine an
14 identification of the processor in the multi-processor system; and
15 modifying execution flow of the exception to execute an interrupt handler
16 located within one of the number of different interrupt handling address spaces.

1 29. The machine-readable medium of claim 28, wherein the internal register is not
2 dedicated to determining the identification of the processor.

1 30. The machine-readable medium of claim 28, wherein each of the number of
2 operating systems is associated with one of the number of different interrupt handling
3 address spaces.

1 31. The machine-readable medium of claim 28, further comprising determining
2 the identification of the processor during initialization of the processor, based
3 communications with a memory controller that is coupled between the processors in
4 the multiple processor system and the same memory.